

Home | Login | Logout | Access Information | Alerts |

Welcome United States Patent and Trademark Office

☐ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "((conditional <and> adder <and> carry <and> sum)<in>metadata)" Your search matched 19 of 1154638 documents.

⊠e-mail

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» <u>New Search</u>	Modify Search							
» Key	((conditional <and> adder <and> carry <and> sum)<in>metadata)</in></and></and></and>							
IEEE JNL IEEE Journal or	Check to search only within this results set							
Magazine	Display Format:							
IEE JNL IEE Journal or Magazine								
IEEE IEEE Conference CNF Proceeding	Select Article Information							
IEE CNF IEE Conference Proceeding	1. A unified adder design Yuke Wang; Parhi, K.K.; Signals Systems and Computers 2001. Conforance Record of the Thirty Fifth Asiloms.							
IEEE Standard	Signals, Systems and Computers, 2001. Conference Record of the Thirty-Fifth Asiloma Volume 1, 4-7 Nov. 2001 Page(s):177 - 182 vol.1							
	AbstractPlus Full Text: PDF(469 KB) IEEE CNF							
	2. Superpipelined adder designs Unwala, I.H.; Swartzlander, E.E., Jr.; Circuits and Systems, 1993., ISCAS '93, 1993 IEEE International Symposium on 3-6 May 1993 Page(s):1841 - 1844 vol.3							
	AbstractPlus Full Text: PDF(312 KB) IEEE CNF							
	3. A reduced-area scheme for carry-select adders Tyagi, A.; Computers, IEEE Transactions on Volume 42, Issue 10, Oct. 1993 Page(s):1163 - 1170							
	AbstractPlus Full Text: PDF(760 KB) IEEE JNL							
	4. Techniques for fast CMOS-based conditional sum adders Lindkvist, H.; Andersson, P.; Computer Design: VLSI in Computers and Processors, 1994. ICCD '94. Proceedings., International Conference on 10-12 Oct. 1994 Page(s):626 - 635							
	AbstractPlus Full Text: PDF(592 KB) IEEE CNF							
	 5. A fast binary adder with conditional carry generation Jien-Chung Lo; Computers, IEEE Transactions on Volume 46, Issue 2, Feb. 1997 Page(s):248 - 253 							
	AbstractPlus References Full Text: PDF(360 KB) IEEE JNL							
	6. Multiple-fault detection for the balanced and unbalanced conditional-sum adders Arjhan, C.; Deshmukh, R.G.; Southeastcon 2000. Proceedings of the IEEE 7-9 April 2000 Page(s):359 - 364							
	AbstractPlus Full Text: PDF(288 KB) IEEE CNF							

7. Efficient testing of optimal time adders Г Becker, B.; Computers, IEEE Transactions on Volume 37, Issue 9, Sept. 1988 Page(s):1113 - 1121 AbstractPlus | Full Text: PDF(796 KB) | IEEE JNL 8. 64-bit low threshold voltage high-speed conditional carry adder by complementa Г transistor logic Kuo-Hsing Cheng; Shun-Wen Cheng; Che-Yu Liao; VLSI, 2004. Proceedings. IEEE Computer society Annual Symposium on 19-20 Feb. 2004 Page(s):233 - 236 AbstractPlus | Full Text: PDF(428 KB) | IEEE CNF 9. On the study of logarithmic time parallel adders Wen-Chang Yeh; Chein-Wei Jen; Signal Processing Systems, 2000. SiPS 2000. 2000 IEEE Workshop on 11-13 Oct. 2000 Page(s):459 - 466 AbstractPlus | Full Text: PDF(220 KB) | IEEE CNF 10. Evaluation of complexity and delay of arithmetic circuits as CMOS realizations Г Preuber, T.B.; Swartzlander, E.E., Jr.; Signals, Systems and Computers, 2001. Conference Record of the Thirty-Fifth Asiloma Volume 1, 4-7 Nov. 2001 Page(s):165 - 170 vol.1 AbstractPlus | Full Text: PDF(316 KB) IEEE CNF 11. An 8.5-ns 112-b transmission gate adder with a conflict-free bypass circuit Sato, T.; Sakate, M.; Okada, H.; Sukemura, T.; Goto, G.; Solid-State Circuits, IEEE Journal of Volume 27, Issue 4, April 1992 Page(s):657 - 659 AbstractPlus | Full Text: PDF(220 KB) | IEEE JNL 12. Performance comparison of asynchronous adders Franklin, M.A.; Pan, T.; Advanced Research in Asynchronous Circuits and Systems, 1994., Proceedings of the Symposium on 3-5 Nov. 1994 Page(s):117 - 125 AbstractPlus | Full Text: PDF(776 KB) IEEE CNF Г 13. Circuit/architecture for low-power high-performance 32-bit adder Abu-Khater, I.S.; Bellaouar, A.; Elmasry, M.I.; Yan, R.H.; VLSI, 1995. Proceedings., Fifth Great Lakes Symposium on 16-18 March 1995 Page(s):74 - 77 AbstractPlus | Full Text: PDF(320 KB) | IEEE CNF 14. A 670 ps, 64 bit dynamic low-power adder design Г Ramchan Woo; Se-Joong Lee; Hoi-Jun Yoo; Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEE Intern Symposium on Volume 1, 28-31 May 2000 Page(s):28 - 31 vol.1 AbstractPlus | Full Text: PDF(264 KB) IEEE CNF 15. Generalized earliest-first fast addition algorithm Wen-Chang Yeh; Chein-Wei Jen; Computers, IEEE Transactions on Volume 52, Issue 10, Oct. 2003 Page(s):1233 - 1242

AbstractPlus | References | Full Text: PDF(1274 KB) IEEE JNL

Γ	16. Design of a high performance 32×32-bit multiplier with a novel sign select Booth Kiwon Choi; Minkyu Song; Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on Volume 2, 6-9 May 2001 Page(s):701 - 704 vol. 2
	AbstractPlus Full Text: PDF(368 KB) IEEE CNF
Γ.	17. Design of a low power 54×54-bit multiplier based on a pass-transistor logic Minkyu Song; Electronics, Circuits and Systems, 1998 IEEE International Conference on Volume 2, 7-10 Sept. 1998 Page(s):51 - 56 vol.2
	AbstractPlus Full Text: PDF(408 KB) IEEE CNF
Γ	18. A high-speed magnitude comparator with small transistor count Shun-Wen Cheng; Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003 10th IE Conference on Volume 3, 14-17 Dec. 2003 Page(s):1168 - 1171 Vol.3
	AbstractPlus Full Text: PDF(1358 KB) IEEE CNF
r -	19. A 4GHz 300mW 64b integer execution ALU with dual supply voltages in 90nm CN Mathew, S.; Anders, M.; Bloechel, B.; Nguyen, T.; Krishnamurthy, R.; Borkar, S.; Solid-State Circuits Conference, 2004. Digest of Technical Papers. ISSCC. 2004 IEEE 15-19 Feb. 2004 Page(s):162 - 519 Vol.1
	AbstractPlus Full Text: PDF(416 KB) Multimedia IEEE CNF

Indexed by Inspec*

Help Contact Us Privacy &
© Copyright 2005 IEEE -

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L2	1219	708/700-714.ccls.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/05/03 09:21
L3	99	conditional and 2	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/05/03 09:21
L4	76	3 and @ad<"20010928"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR .	ON	2005/05/03 09:22
L5	74	(group\$1 or block\$1) and 4	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/05/03 09:56
L6	76	708/714.ccls. and @ad<"20010928"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/05/03 09:57
L7	49	6 not 5	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/05/03 10:09
L8	75	"708"/\$.ccls. and @ad<"20010928" and (conditional.ti. or conditional. clm. or conditional.ab.) and adder\$1 and carry and sum	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/05/03 10:10
L9	49	8 not (7 or 5)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/05/03 10:10

L10	12	US-5327369-\$.DID. OR US-3993891-\$.DID. OR US-5701504-\$.DID. OR US-6269386-\$.DID. OR US-6496846-\$.DID. OR US-5257218-\$.DID.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/05/03 10:12
S1	2	"5327369".pn.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/05/03 09:21